A 12 bit Flux Shuttle shift register with a new write and readout gate has been simulated and fabricated using Nb/Al 2 O 3 /Nb Josephson junctions. Write, shift and read operations have been tested successfully at 4.2 K. Drive currents are independent from input bit sequence. Although measurements were disturbed by trapped flux, minimum margins are ∆I = ± 10 %. The power dissipation of a shift register cell is 9 nW / GHz. Total power losses caused by terminating resistors are 70 µW. The minimum line width may be scaled down to 0.5 µm, because power losses per unit area of long Flux Shuttle shift registers are extremely low.
I. INTRODUCTION
Shift registers with Nb-Al 2 O 3 -Nb Josephson junctions can operate at high clock frequencies and have a low power dissipation. Recently many shift register families have been presented. Shift registers with MVTL-gates [1] assign the information "0" or "1" to the zero voltage or voltage state of Josephson junctions. In SFQ-logic data is represented by presence or absence of a single flux quantum in a superconducting loop. Shift registers in RSFQ-and QFP-logic have been tested successfully [2, 3, 4] . The Flux Shuttle SFQ-shift register [5, 6] allows for large margins of shift operation [7, 8] .
II. CIRCUIT DESCRIPTION
The Flux Shuttle shift register consists of a long, uniform interferometer with three superconducting loops per bit.Three clock currents I C1 , I C2 and I C3 are needed to determine the shift direction. They are coupled magnetically into the loops. A shift register cell with write gate is sketched in Fig. 1 .
A flux quantum, representing a "1", causes a circulating current I ring in a storage loop. The induced clock current of the next loop, e.g. I C1 , and I ring sum up in the common Josephson junction and the critical current I 0S is exceeded. The Josephson junction switches at the rising edge of I C1 and its phase (1) ∆ϕ = 2π Φ0 ⋅ ∫ U j dt turns to ∆ϕ = 2π. U j is the voltage of the switching Josephson junction and Φ 0 = 2.068 mVps one flux quantum. During the switching operation a flux quantum is shifted to the next loop. At the falling edge the flux quantum is stored in the next loop, because the characteristic phase (2) λ S = 2π Φ0 ⋅ L S ⋅ I 0S is λ S = 2π. The flux quantum is shifted to the end of the shift register cell during a clock cycle by the clock pulses I C2 and I C3 .
If no flux quantum is stored, the induced clock current does not exceed the critical current I 0S . The Josephson junction does not switch, and a "0" is shifted with ∆ϕ = 0.
Shifting a flux quantum, the phase is exactly ∆ϕ = 2π if the McCumber damping parameter is
where C j is the junction capacitance and R S the shunt resistor of the junction. Margins have been calculated in [7, 8] . The experimental test of a 1-bit shift register has been described in [9] . The structure of the write gate is similar to the storage loop with same parameters I 0S and L S . It is connected in front of the first shift register stage. The input signal I W is magnetically coupled into the loop instead of clock currents I C1 , I C2 or I C3 . To increase the margins, I W is also injected directly into the first junction of the long uniform interferometer, similar as in MVTL circuits. Input pulses I W appear simultaneously to clock pulses I C3 junction of the write gate is strongly damped with R SW < R SS to avoid writing two flux quanta into the first storage loop. After the data is stored in the write gate, it is shifted by clock pulses I C1 , I C2 and I C3 to the last loop of the first shift register cell.
III. READOUT GATE
The readout gate [10] can easily be connected to a shift register stage by replacing the shunt resistor R SS . It is sketched in Fig. 2 with the last shift register cell. The readout gate consists of a two junction SQUID and is connected to the shift register by the coupling resistor R R . The critical current ratio of the Josephson junctions is I 0S : I 0R2 : I 0R1 = 4 : 2 : 1 The amplitude of the pulsed bias I R does not exceed the SQUID threshold current. The readout voltage is U R = 0, if no flux quantum is shifted. I R is synchronous with I C3 .
During the shift operation of a flux quantum at the rising edge of the clock pulse I C3 , the voltage at the switching junction is U S > 0. U S causes a damping current I S in R R and the readout SQUID. The threshold current of the SQUID is exceeded and the readout voltage rises to U R > 0. U R remains in the voltage state, because the McCumber damping parameter of the readout SQUID is
with the junction capacitance C 0R2 . The output voltage falls to U R = 0, when the bias is set to I R = 0. In a certain range the output voltage U R increases with increasing shunt resistor R D . The output voltage is U R > 1 mV at a clock frequency of f c = 14 GHz. The readout operation is dynamic and nondestructive. Minimum margins of the readout gate are ∆I 0R2 / I 0R2 = ±24%.
A dc-current I AN is injected into the last Josephson junction of the shift register to destroy flux quanta in the last storage loop.
IV. LAYOUT
A 12-bit Flux Shuttle shift register prototype has been fabricated with write-and readout gate using a four superconducting Nb-layer technology with SiO 2 -insulators, Pd-resistors and Nb-Al 2 O 3 -Nb Josephson junctions having a current density of j max = 1 kA / cm 2 [11] . The layout of the last two cells with readout gate is shown in Fig. 3 .
All three clock lines run in the top layer without cross over. They are terminated with their characteristic impedance R term = 17 Ω. Clock currents I C1 , I C2 and I C3 couple magnetically into the stripline with inductance L S between two junctions. The layout of all three clock lines yields the same propagation time along the shift register. with the cell area A and the minimum line width L min . The Flux Shuttle shift register cell area is A FS ' = 1620. The terminating resistor area may be negligible small compared to the area of a long Flux Shuttle shift register. The terminating resistor area of a MVTL-shift register stage is estimated to be in the same order as the shift register cell [12] , hence the normalized cell area is A MVTL ' = 1260. A buffered RSFQ-shift register has a normalized cell area of A RSFQ ' = 1200 [2] . The shift register layout in Fig. 3 may be scaled down in reducing all lateral dimensions by K while keeping constant all vertical dimensions. Since the characteristic phase must be unaffected by scaling, the Josephson current density increases with K 2 [13] .
The power losses per area of long shift registers versus minimum line width L min are sketched in Fig. 4a . Dashed lines mark the threshold of film boiling at the chip surface in a helium bath at 800 mW / cm 2 , insignificant nucleate boiling in helium at 200 mW / cm 2 and the estimated heat extraction capability of a three stage pulse tube cooler at 4.2 K [14] . At a threshold of 200 mW / cm 2 the minimum line width of a MVTL and RSFQ-shift register is L min = 1.6 µm and L min = 1 µm, respectively. The Flux Shuttle shift register could be scaled down to L min = 0.5 µm, not limited by the power dissipation but rather by the fabrication yield of the maximum Josephson current density at j max = 100 kA / cm 2 [15] .
The maximum number n of bits on a 1 cm 2 chip area versus minimum line width is sketched in Fig. 4b . At a threshold of P' = 50 mW / cm 2 the numbers of shift register cells are n MVTL ≈ 7 kbit (L min = 3.4 µm), n RSFQ ≈ 17 kbit (L min = 2.2 µm) and n FS ≈ 400 kbit (L min = 0.4 µm). Power losses per area of the Flux Shuttle at L min = 0.5 µm are P' = 23 mW / cm 2 with n ≈ 240 kbit on a 1 cm 2 chip.
VI. LOW SPEED TEST
To assign the output data clearly to the input and clock pulses, a low speed test frequency of 2.5 MHz has been chosen. The shift operation of a periodic input sequence I W '1100...' and the output U R are shown in Fig. 5 . The drive and readout pulses drop down to zero as simulated. The output voltage is U R = 1. In a second test a single flux quantum is generated and shifted. The measurement result is sketched in Fig. 6a .
Clock signals I C1 , I C2 and I C3 do not overlap. I W and I R are in phase with I C3 . Output pulses U R can be measured 12 clock cycles after the input pulse is applied. In one period there are fifteen "0" and one "1" to check the shift operation. A sequence of 15 flux quanta, corresponding t "1", is applied to the shift register in Fig. 6b . All output pulses can be assigned to their input pulses via the "0"-signal.
In comparison to Fig. 6a only the input bit sequence has been changed, i.e. the clock currents I C1 , I C2 , I C3 , I R , the amplitude of I W and the dc curent I AN have been kept constant. Measured and simulated one dimensional margins are compared in table I. Differences between measured and simulated margins are probably caused by trapped flux near the shift register. Margins differ after a thermal cycling, but minimum margins are at least ± 10 %. 
